

EC200G-CN

Reference Design

LTE Standard Module Series

Version: 1.0

Date: 2023-09-21

Status: Released



At Quectel, our aim is to provide timely and comprehensive services to our customers. If you require any assistance, please contact our headquarters:

Quectel Wireless Solutions Co., Ltd.

Building 5, Shanghai Business Park Phase III (Area B), No.1016 Tianlin Road, Minhang District, Shanghai 200233, China

Tel: +86 21 5108 6236

Email: info@quectel.com

Or our local offices. For more information, please visit:

<http://www.quectel.com/support/sales.htm>.

For technical support, or to report documentation errors, please visit:

<http://www.quectel.com/support/technical.htm>.

Or email us at: support@quectel.com.

Legal Notices

We offer information as a service to you. The provided information is based on your requirements and we make every effort to ensure its quality. You agree that you are responsible for using independent analysis and evaluation in designing intended products, and we provide reference designs for illustrative purposes only. Before using any hardware, software or service guided by this document, please read this notice carefully. Even though we employ commercially reasonable efforts to provide the best possible experience, you hereby acknowledge and agree that this document and related services hereunder are provided to you on an “as available” basis. We may revise or restate this document from time to time at our sole discretion without any prior notice to you.

Use and Disclosure Restrictions

License Agreements

Documents and information provided by us shall be kept confidential, unless specific permission is granted. They shall not be accessed or used for any purpose except as expressly provided herein.

Copyright

Our and third-party products hereunder may contain copyrighted material. Such copyrighted material shall not be copied, reproduced, distributed, merged, published, translated, or modified without prior written consent. We and the third party have exclusive rights over copyrighted material. No license shall be granted or conveyed under any patents, copyrights, trademarks, or service mark rights. To avoid ambiguities, purchasing in any form cannot be deemed as granting a license other than the normal non-exclusive, royalty-free license to use the material. We reserve the right to take legal action for noncompliance with abovementioned requirements, unauthorized use, or other illegal or malicious use of the material.

Trademarks

Except as otherwise set forth herein, nothing in this document shall be construed as conferring any rights to use any trademark, trade name or name, abbreviation, or counterfeit product thereof owned by Quectel or any third party in advertising, publicity, or other aspects.

Third-Party Rights

This document may refer to hardware, software and/or documentation owned by one or more third parties ("third-party materials"). Use of such third-party materials shall be governed by all restrictions and obligations applicable thereto.

We make no warranty or representation, either express or implied, regarding the third-party materials, including but not limited to any implied or statutory, warranties of merchantability or fitness for a particular purpose, quiet enjoyment, system integration, information accuracy, and non-infringement of any third-party intellectual property rights with regard to the licensed technology or use thereof. Nothing herein constitutes a representation or warranty by us to either develop, enhance, modify, distribute, market, sell, offer for sale, or otherwise maintain production of any our products or any other hardware, software, device, tool, information, or product. We moreover disclaim any and all warranties arising from the course of dealing or usage of trade.

Privacy Policy

To implement module functionality, certain device data are uploaded to Quectel's or third-party's servers, including carriers, chipset suppliers or customer-designated servers. Quectel, strictly abiding by the relevant laws and regulations, shall retain, use, disclose or otherwise process relevant data for the purpose of performing the service only or as permitted by applicable laws. Before data interaction with third parties, please be informed of their privacy and data security policy.

Disclaimer

- a) We acknowledge no liability for any injury or damage arising from the reliance upon the information.
- b) We shall bear no liability resulting from any inaccuracies or omissions, or from the use of the information contained herein.
- c) While we have made every effort to ensure that the functions and features under development are free from errors, it is possible that they could contain errors, inaccuracies, and omissions. Unless otherwise provided by valid agreement, we make no warranties of any kind, either implied or express, and exclude all liability for any loss or damage suffered in connection with the use of features and functions under development, to the maximum extent permitted by law, regardless of whether such loss or damage may have been foreseeable.
- d) We are not responsible for the accessibility, safety, accuracy, availability, legality, or completeness of information, advertising, commercial offers, products, services, and materials on third-party websites and third-party resources.

Copyright © Quectel Wireless Solutions Co., Ltd. 2023. All rights reserved.

About the Document

Revision History

Version	Date	Author	Description
-	2023-06-19	Denny QIN/ Kleene QIN	Creation of the document
1.0	2023-09-21	Denny QIN/ Kleene QIN	First official release

Contents

About the Document.....3

Contents.....4

1 Reference Design.....5

1.1. Introduction5

1.2. Schematics5

1 Reference Design

1.1. Introduction

This document provides the reference design for Quectel EC200G-CN module, including block diagrams of module design, power supply, USIM, UART, analog audio, and antenna.


1.2. Schematics

The schematics illustrated in the following pages are provided for your reference only.

NOTE

It is required to confirm the applicability and price from the supplier about the IC involved in the reference design.


Block Diagram





NOTE:

1. A transistor circuit or a voltage-level translator TXS0108EPWR provided by Texas Instruments is recommended.
2. The power supply for the module should be capable of supplying a minimum current of 2.0 A.
3. The module supports Wi-Fi scan function, which shares the same antenna interface with main antenna. The two functions cannot be used at the same time.
4. USIM2, analog audio, Bluetooth and GNSS functions are optional for the module.

Power System Block Diagram










Module Interfaces



NOTE:

1. Connect all GND pins to ground, and keep unused and RESERVED pins unconnected. The ground plane should be placed as close to the module layer as possible. At least four-layer board design is recommended.
2. A test point must be reserved for CP_LOG pin to capture CP logs.
3. It is recommended to add a common mode choke L0301 in series between the module and your MCU to suppress EMI spurious transmission. Additionally, test points must be reserved over USB_DP/DM for firmware upgrades, and it is recommended to minimize extra trace stubs. Place L0301 and the two resistors, R0305 and R0307, close to the module to ensure USB signal integrity.
4. Considering the difference of ADC voltage range among Quectel modules, when it is necessary to use ADC pins, it is strongly recommended to reserve the voltage divider circuit for better compatibility with other Quectel modules. The resistance of the divider must be less than 100 k Ω , otherwise the measurement accuracy of the ADC will be significantly reduced. When the divider circuit is not used, the ADC pins require 1 k Ω resistor in series.
5. It is strongly recommended to reserve a Π -type matching circuit for the antenna circuit, which is convenient for future debugging. The single-ended impedance of the RF antenna is 50 Ω .
6. If the emergency download function is not used, do not pull up or pull down the USB_BOOT pin, and keep it open before the module is successfully turned on.
7. The connection method of the auxiliary UART is the same as that of the main UART. For details, see Sheet "UART Interface Design".
8. PCM and analog audio interfaces cannot be used at the same time. Contact Quectel Technical Support for details.
9. Test points must be reserved for DBG_TXD/_RXD and USB_VBUS. It is recommended to reserve test points for USB_BOOT, VDD_EXT, VBAT and PWRKEY.
If RESET_N is unused, it is recommended to reserve a test point.
10. Choose one of the PCM, PWM audio and analog audio interfaces for implementing audio function.

MCU Interfaces




NOTE:

1. If the power domain of your MCU (U0401) is aslo 1.8 V, the level-shifting circuit is not necessary as it matches the 1.8 V power domain of the module's GPIO interfaces.
2. The module's USB 2.0 interface can only serve as a slave device and supports high-speed and full-speed modes. To communicate with the USB interface, MCU needs to support USB host mode or OTG function.
For USB detection, the USB_VBUS pin of the module should be powered by an external power system. Use VBUS_CTRL_MCU to control the on/off state of the USB_VBUS power supply.
3. It is recommended to choose MCU GPIO pins with a default low level to control the module's PWRKEY and RESET_N pins. Ensure that the load capacitance on these pins does not exceed 10 nF.


Power Supply Design

DC-DC Application

When the input voltage is above 7.0 V, use a DC-DC converter to convert the high input voltage to 5.0 V, and then use LDO to convert it to 3.8 V.



VBAT Design




NOTE:

1. The power supply for the module should be capable of supplying a minimum current of 2.0 A.
2. The width of VBAT_BB trace should be at least 2 mm and the width of VBAT_RF trace should be at least 2.5 mm.
3. VBAT_BB and VBAT_RF pins should be divided into two separated paths in star configuration.
4. The recommended operating voltage range for VBAT is 3.3 V-4.3 V, with a typical value of 3.8 V.

LDO Application


When the input voltage is below 7.0 V, use an LDO to convert the input voltage to 3.8 V.



NOTE:


The recommended load current should exceed 10 mA.

Power Supply for GNSS Antenna




USIM Interface Design

USIM1



USIM2




NOTE:


1. It is recommended to use U0601 and U0602 for effective ESD protection with a parasitic capacitance below 15 pF.
2. The GND of the USIM card connector is recommended to be connected to the module's USIM_GND to avoid being interfered by the ground of USIM card connector, and can also be connected to the ground of PCB if your PCB has a complete ground plane.
3. For USIM_DATA, it is recommended to add 15 kΩ pull-up resistors R0604 and R0618 near the USIM card connector to improve the anti-jamming capability of the USIM card.
4. R0601–R0603 and R0620–R0622 are used for debugging; capacitors C0602–C0604 and C0611–C0613 are used for filtering out RF interference.
5. C0601 and C0610's capacitance should be less than 1 μF and they should be placed close to the USIM card connector.
6. For layout and routing, see the hardware design document of the module.
7. The USIM2 function of the module is optional. Contact Quectel Technical Support for details.

UART Interface Design

UART Level-shifting Circuit - Transistor Solution




UART Level-shifting Circuit - IC Solution



- NOTE:**
- There are two level-shifting solutions: transistor solution and IC solution, and it is recommended to select the latter.
 - The power supply of TXS0108EPWR's VCCA should not exceed that of VCCB. For more information, see the datasheet of TXS0108EPWR.
 - The transistor solution is not suitable for applications with baud rates exceeding 460 kbps. The capacitors C0701 and C0703 of 1 nF can improve the signal quality.
 - MAIN_RTS and MAIN_DTR level-shifting circuits are similar to that of the MAIN_RXD interface. MAIN_CTS, MAIN_RI and MAIN_DCD level-shifting circuits are similar to that of the MAIN_TXD interface.
 - The auxiliary UART design is the same as the main UART.
 - The RTS of the module is connected to the RTS of the MCU, and the CTS of the module is connected to the CTS of the MCU, and pay attention to the signal direction.
The TXD and RXD of the module are respectively connected to the RXD and TXD of the MCU.

Analog Audio Design - Part 1


Audio Power Amplifier



NOTE:

1. SPK_N and SPK_P are differential output channels. When the channels are turned on or off, it is possible for module to emit a pop sound, which can be eliminated by controlling the enable pin of the audio PA. For details, contact Quectel Technical Support.
2. Choose the audio power amplifier with appropriate power according to the actual needs.
3. Place filter capacitors and ESD protection components close to the loudspeaker and the selection of ESD protection components is related to the selection of audio power amplifiers. Ensure that the output voltage of the audio power amplifier is within the maximum reverse working voltage range of the ESD protection components.

PWM (RC-filter Circuit)




	SPK	PWM
R0810	NM	0 Ω
R0811	0 Ω	NM
R0812	0 Ω	NM
R0805	10 k Ω	NM
R0806	NM	0 Ω
R0803	NM	0 Ω

Quectel Wireless Solutions


PROJECT	EC200G-CN	VER	1.0
DRAWN BY	Denny QIN/Kaene QIN	CHECKED BY	Wang WANG
DATE	Thursday, September 21, 2023	SIZE	A2
SHEET	8	OF	11

Analog Audio Design - Part 2

Microphone Application




Earpiece Application




- NOTE:**
1. Route the MIC and SPK signal traces as differential pairs.
 2. Surround all MIC and SPK signal traces with ground on the same layer and with ground planes above and below to minimize noise interference.
 3. If the limited output power of SPK channels does not meet your needs, install an external power amplifier.

RF Interface Design


LTE/Wi-Fi Scan Antenna Interface



Bluetooth Antenna Interface



GNSS Antenna Interface




NOTE:

1. The single-ended impedance of the RF antenna is 50 Ω .
2. It is recommended to reserve a π -type matching circuit at antenna interfaces.
3. The Wi-Fi scan function shares the same antenna interface with main antenna. The two functions cannot be used at the same time.
4. Bluetooth and GNSS functions are optional for the module.
5. For active antennas, select an external LDO according to the active antenna types. In case of passive antennas, the VDD circuit is not necessary.
6. The junction capacitance of the ESD protection components on the antenna interfaces is recommended to be less than 0.05 pF.
7. The external active GNSS antenna power supply voltage range is 2.8 V–4.3 V, with a typical value of 3.3 V.

Other Designs


Indicators



NOTE:

- For more details about STATUS, NET_MODE, NET_STATUS and SLEEP_IND_R, see the hardware design document of the module.
- To minimize the module's power consumption during the sleep mode of your device, replace the power supply DC_5V of the STATUS, NET_MODE, NET_STATUS and SLEEP_IND_R indicators with externally controllable sources and turn off the indicators when the module is in sleep mode.

Reserved Test Points




NOTE:


- Test points for both USB and debug UART interfaces are reserved for catching logs.
- Test points for USB interface can also be reserved for firmware upgrade.
- The junction capacitance of the ESD protection components on the USB data traces should not exceed 2 pF.
- The baud rate of debug UART interface is fixed at 2 Mbps. The debug UART interface supports a 1.8 V power domain.

If your application operates at 3.3 V, use a voltage-level translator.

USB Interface Design



USB_BOOT Interface Design



NOTE:

- Before turning on the module, pull USB_BOOT down to GND to activate the emergency download mode. This mode enables firmware upgrades via the USB interface.
- Be sure to design the circuit to control the pull-down and floating state of USB_BOOT.

Quectel Wireless Solutions

PROJECT		VER	
EC200G-CN		1.0	
DRAWN BY		CHECKED BY	
Denny QIN/Kaene QIN		Vane WANG	
DATE		SIZE	
Thursday, September 21, 2023		A2	